Abstract-3D integration technology is nowadays mature enough, offering today further system integration using heterogeneous technologies, with already many different industrial successes (Imagers, 2.SD Interposers, 3D Memory Cube, etc.). CEA-LETI has been developing for a decade 3D integration, and have pursued research in both directions: developing advanced 3D technology bricks (TSVs, It-bumps, Hybrid Bonding, etc), and designing advanced 3D circuits as pioneer prototypes. In this paper, a short overview of some recent advanced 3D technology results is presented, including some latest 3D circuit's description.
INTRODUCTION
After the profound evolution of deep submicron technologies, we are facing today the wall of transistor shrinking. More Moore trend is facing severe difficulties: cost, variability, power density, timing uncertainties [I] . In order to pursue technology and design integration, More Than
Moore technologies, such as 3D integration, are becoming more attractive. With 3D technologies, and so-called Through Silicon Vias (TSV), it is possible to stack various dies together. The 3D technologies are opening a full scope of new application possibilities, by integrating more devices from potentially different technologies (CMOS, MEMS, DRAMs, etc.). Full 3D can be envisaged by stacking vertically dies on top of each other's or Interposers -also called 2.5D -by stacking horizontally dies onto silicon substrate. We present in this paper one exemple of each configuration, both developed at CEA-Leti: A two dies logic stack ("3DNoC") and a smart interposer ("lntAc!").
II.
HOMOGENEOUS COMPUTING FABRIC USING 3DNoC
For power efficient embedded applications, Network-on Chip (NoC) has already proven to be an advanced communication infrastructure for the current "2D" many-core architectures. Based on structured packet based interconnect, NoC offers full modularity, scalability, high performance, and quality of service, compared to existing bus-based interconnect. For 3D-stacked circuits, 3D NoC, as a natural extension of current 2D NoC, is then a promising solution for increased modularity and scalability [2] . Even if 3D
technology introduces new application possibilities, it also incurs VLSI design problems. For example, delivering a clock to each die and dealing with clock synchronization and clock
tree is a critical problem in the context of 3D circuits [3] . To avoid global clocking, Globally Asynchronous and Locally Synchronous (GALS) scheme must be adopted to implement efficiently a 3D Noe. In figure 1 , a homogeneous asynchronous 3D NoC is proposed to build a 3D Multi-Core, using similar dies and tiles. The objective is to reduce mask costs, to improve yield by partitioning the multi-core system in smaller dies, while reducing the overall system consumption and latency, due to shorter NoC paths. More and more 3D players are forecasting the use of active logic within 2.5D interposers in order to further optimize the system, and justify the current high cost of passive interposers.
By splitting a multi-core system in multiple chiplets stacked onto an active interposer (figure 6), one can achieve:
Yield optimization: chip lets are composed of computing processing units, fabricated in advanced technology, pre tested and assembled on a large size interposer, fabricated in a mature technology. The active interposer logic density must obviously be kept low enough to maintain high yield of the large area active interposer, to preserve system cost.
FS6.2 Wafer approach, some advanced work on Chip-To-Wafer is also under work, making this promising process compatible with interposer [14] . Crosse section of a pad stacked thanks to copper-copper direct bonding is shown on figure 8. 
